Introduction
There has been an ongoing tendency to increase the energy efficiency of every electronic device as global sustainability starts to be a major concern. Audio amplifiers are not different as they play a big role regarding power consuming in electronic systems. In Class D amplifiers the output stage devices operate as switches, resulting that when the CMOS output transistors are conducting there is a small drainto-source voltage drop causing the dissipated power by them to be close to zero. Comparing with the typical Class AB amplifier, which has a maximum theoretical efficiency of 78.5 %, the Class D amplifier can theoretically achieve a power efficiency of 100 % [1] .
The performance of a Class D audio amplifier output stage is mainly determined by the output stage configuration and the quality of the output switching [2] . The fullbridge configuration versus the half-bridge configuration can cancel out even order harmonic distortion, DC offset, allows the use of a single power supply (which doubles the available power supply voltage) and the use of a 1.5-bit quantization scheme. This quantization scheme will provide current to the load only when needed, decreasing the switching activity thus causing the power efficiency to increase while decreasing the electromagnetic interference (EMI) [3] - [4] . The output power transistors connect the output nodes either to the positive power supply or ground, therefore it is important to guaranty that they do not conduct simultaneously, in order to prevent large current spikes from the positive power supply to ground from occurring. This results in a need to introduce non-overlapping time which is called dead time in the control signals and is one of the most dominant sources of distortion in Class D audio amplifiers [6] . In general, in a Class D output stage, the power output transistors are implemented using two identical NMOS transistors in a totempole configuration. These are preferred due to their small area and capacitance. Nonetheless, in order to drive the high side NMOS power transistor it is necessary additional circuitry using more complicated techniques (e.g. bootstrap technique) and timed circuitries in order to correctly activate the necessary transistors [7] - [9] .
The proposed output stage presented in this paper, depicted in Fig. 1 , relies on a full-bridge configuration and in a PMOS-NMOS output totem-pole arrangement which enables the high side gate driver to have a simpler circuitry. The goal is to achieve a THD close to -90 dB (0.0032 %) and power efficiency higher than 90% while using a single 20 V power supply over an 8-Ω load.
The system behavior is as follows. The analog input signal is modulated into a digital signal through pulse-width modulation (PWM) or pulse-density modulation (PDM), then this signal is level-shifted in order to drive the output CMOS power transistors and finally the differential output voltage is filtered by a low-pass filter, which reconstructs the signal before the loudspeaker in order to eliminate the high frequency content. The non-overlapping time module provides the necessary time delay in order to prevent simultaneous conduction between the output transistors. The modulation part of the system has a feedback from the output stage which enables the system to correct the output stage errors and to increase the power supply rejection ratio. 
Relationship to Internet of Things
The Internet of Things refers to uniquely identify objects and their virtual representations in an Internet-like structure. If all objects and people in daily life were equipped with radio tags, they could be easily identified and inventoried by computers. In a social context, audio amplifiers, especially Class D amplifiers, being high efficiency are able to aid visual conditioned people in their day-to-day living by identifying the object/person as they come by with an extended life battery.
Class D Audio Amplifiers Output Stage

Low Side Gate Driver
The power output NMOS transistor gate can be simply driven by a CMOS inverter. Controlling the inverter switching with timed pulses can significantly decrease the power consumption. In order to achieve high efficiency the drain current of M P (I P ) and M N (I N ) should only flow to the gate of M N0 (I G ). This can be achieved by using the correct nonoverlapping value, as represented in Fig. 2(b) . Otherwise, a large current can flow from the power supply through the inverter (M P and M N ).
High Side Gate Driver
The starting point for this circuit was the PMOS gate driver described in [10] and depicted in the box of Fig. 3(a) . The circuit operation is as follows: when P 1 is high the transistors M 1 and M 2 are on, forcing the base-to-emitter voltage drop of transistor Q 1 to be zero, turning it off. M 2 will also push-down the gate voltage of transistor
I_P I_N I_G M PLeft to zero, turning it on. When P 1 is low, the transistor Q 1 will turn on due to the resistor R 1 which will pull-up the gate voltage of M PLeft . This means that the M PLeft turn-off speed is dependent on R 1 which imposes a severe trade-off: when M PLeft is on, a DC current V CC /(R 1 +R DS(M1) ) will flow through R 1 and M 1 , creating an undesired power dissipation. Increasing R 1 in order to reduce this current will slow down the M PLeft turn-off speed as this resistor bias Q 1 . This classifies the gate drive as Class A when the M PLeft is off, as it is necessary to have a constant DC current. By inspecting the circuit it is possible to see that the M PLeft gate-to-source voltage, V GSPL , during M PLeft turn-off, is equal to V RBias +V BE(Q1) . This means that M PLeft is not fully turned off as V GSPL is not exactly zero. Fig. 3(b) shows the high side gate driver with parasitic capacitances during the M PLeft turn off and M NLeft turn on, and on Fig.  3(c) , (d) and (f) an example with the simulated transitory waves is also shown. As M PLeft is turning off, V GPL value increases to V CC -V R1 +V BE which in the shown example is 19.5 V, with a 20 V power supply. After the non-overlapping time the V GNL voltage increases to 5 V turning M NLeft on. This will pull down the node V L , forcing the V GPL node also to be pulled down, due to the parasitic capacitance C GD of M PLeft being large (as represented in Fig. 3(b) ). This will cause the V GSPL voltage to increase, falsely turning M PLeft on and creating large current spikes between V CC and ground through transistors M PLeft and M NLeft because they are simultaneously conducting. This effect is called shoot-through current [5] and will decrease the efficiency significantly, introduce harmonic distortion and even destroy the output transistors if Q 1 takes too long to respond to this variation. This problem is bypassed by the proposed high side gate driver presented in this paper.
Proposed High Side Gate Driver
The new full-bridge output stage proposed in this paper is presented in Fig. 4 . Two CMOS inverters were placed at the gate of the output PMOS. In order to achieve lower power dissipation, especially in R Bias , one zener diode was inserted in each branch of the circuit. The zener voltage of these diodes should be V CC -5 V so that the V GS voltage drop of the output PMOS transistor, the R Bias voltage drop and the CMOS inverters only varies from 5 V to V CC . This will cause the V GS voltage drop of the PMOS to be constant thus improving the performance of the circuit while simplifying the voltage supply scaling, as only the zener diode needs to be scaled. The inverters placed at the gate of the output PMOS will correctly pull-up V GPL to V CC so that it will be correctly turned off. The correctly timed delay will prevent shoot-through current. An example for the switching waves of the output stage is shown on Fig. 5 . The circle in Fig. 5(b) shows a commonly found effect in Class D output stages. As V L voltage rises to V CC , a parasitic current goes from V CC through the parasitic capacitance C GD of the NMOS power transistor. This effect is rapidly compensated by the low side gate driver. 
Class D Audio Amplifier with a 3 rd Order 1.5-bit Continuous-Time (CT) Sigma Delta (Σ∆) Modulator
The presented output stage was simulated with a 3 rd order 1.5 bit Σ∆M optimized for Class D audio amplifiers with distributed feedback and local resonator feedback, described in [11] . The output stage was design to handle 20 V power supply, 20 kHz low-pass filter, a sampling frequency of 1.28 MHz and to drive an 8-Ω load. Fig. 6 (a) shows the P RBias dissipation plot during continuous conduction and the Fig. 6(b) shows the T Rise and T Fall delay of the output stage with the R Bias increase. From these plots it is possible to conclude that the output stage power efficiency will increase as R Bias increases, but the Σ∆M will have to handle the output stage increased delay. The used 3 rd order Σ∆M was optimized using 100 ns and 150 ns delay while using the same goal function. This allowed the use of R Bias values between 60 to 100 Ω and 160 to 200 Ω, respectively. Table 1 shows the system performance summary for these optimizations and Fig. 7 shows the fast Fourier transform (FFT) of the output sinusoidal wave while applying a 0 dBV and 2 kHz input signal. These results show that using a higher R Bias value the system will operate with higher power efficiency, higher SNDR and lower harmonic distortion, but will deliver less energy to the output load. This is due to the increased T Rise and T Fall delay which 0 0,5 will result in a smaller active time in the output PDM wave, thus reducing the maximum output power. The best compromise between SNDR, harmonic distortion and power efficiency has been found to be with R Bias equal to 200 Ω where the system achieves a SNDR of 83 dB, THD of -89 dB and power efficiency (P Load /P delivered ) of 92%.
Conclusions
A full-bridge discrete power output stage for a Class D audio amplifier using a single 20 V power supply voltage was presented. The circuit is controlled by a digital 5 V of amplitude PDM signal, produced by an optimized 3 rd order ∑∆ modulator with the output stage inside the closed loop. This system is capable of driving an 8-Ω load while achieving a SNDR of 83 dB and a THD of -89 dB (0.0035 %). The use of a PMOS-NMOS power output inverter simplified the design while still achieving power efficiency of 92% for an 11.3 W power delivered to the load. The use of 1.5-bit quantization scheme and the lossless LC low-pass filter allowed to reduce the EMI distortion (max. of -60 dB at 80 kHz).
